Abstract

The Versal Adaptive Compute Acceleration Platform (Versal ACAP) is a system-on-chip (SoC) developed by AMD Xilinx. To help protect the programmable logic from soft errors, the configuration needs to be constantly checked and repaired through a process called scrubbing. This thesis provides a methodology for scrubbing the configuration over JTAG. The scrubber uses two platform device image (PDI) files, one to read the configuration and one to send corrected frames. The methodology is characterized to determine the time it takes to completely scrub the configuration. The designed scrubber was able to scrub the VM1802 in 11.5 seconds, or 41.6 Mbits/second, when the JTAG interface was operated at 50MHz.

Degree

College and Department

Ira A. Fulton College of Engineering; Electrical and Computer Engineering

Rights

https://lib.byu.edu/about/copyright/