Keywords
fpga, reverse engineering, netlist
Abstract
Netlist reverse engineering has many uses, from detecting hardware trojans to recovering missing design source files. However, the basic problem of finding IP in a netlist has not been widely discussed. The problem boils down to subgraph isomorphism on graphs constructed from netlists. We present two approaches to identifying IP in larger circuits. IPRec focuses on exploiting hierarchy in the IP design and is a rather conservative approach, while Isoblaze focuses on local properties and connectivity and is more liberal in matching.
BYU ScholarsArchive Citation
Dahl, Dallin; Simpson, Corey; Faulkner, Keenan; Nelson, Brent; and Goeders, Jeffrey, "IPRec and Isoblaze: Fuzzy Subcircuit Isomorphism for IP Detection in Physical Netlists" (2023). Student Works. 379.
https://scholarsarchive.byu.edu/studentpub/379
Document Type
Peer-Reviewed Article
Publication Date
2023-11-20
Language
English
College
Ira A. Fulton College of Engineering and Technology
Department
Electrical and Computer Engineering
Copyright Status
© 2023 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
Copyright Use Information
https://lib.byu.edu/about/copyright/